In the VHDL code given below, what will be the error at the time of compilations


TYPE my_int IS INTEGER RANGE -32 TO 32;
TYPE other_int IS INTEGER RANGE 0 TO 100;
SIGNAL x : my_int;
SIGNAL y : other_int;
y = x + 2;


Posted on by